

# Performance Analysis of 16-Bit qALU Using Reversible Logic Gates for Quantum Processors

Rajinder Tiwari

EasyChair preprints are intended for rapid dissemination of research results and are integrated with the rest of EasyChair.

February 24, 2023

# Performance Analysis of 16-Bit qALU using Reversible Logic Gates with QCA for Quantum Processors

Rajinder Tiwari, Examination Department, Galgotias University, Greater Noida, U.P., India

Email: rajinder.tiwari@galgotiasuniversity.edu.in

#### Abstract:

The NAND, NOT, and NOR logic gates which are utilised to realise the hardware modules of the system, are examples of basic classical logic gates that make up the hardware basics of electronic circuit systems. In addition to this, a useful system has been described for designing and implementing quantum processors by using reversible logic gates to analyse the performance of ALUs. Additionally, it shows that QCA might be used in quantum computers, assuming that the underlying technology can be made workable. When considering energy-efficient computations, reversible or information-lossless circuits are crucial for digital signal processing, communication, computer graphics, and cryptography. By preventing information loss, reversible logic is utilised to lessen the power dissipation that occurs in classical circuits, which is particularly promising because it allows for extremely low power computations like nano-computing for quantum processors. Because bits of information are lost during logic operations, typical digital circuits waste a lot of energy. It is well known that an Arithmetic and Logical Unit is one of the most fundamental operational units in the quantum processor (ALU). The design and implementation of an innovative r/q 16-bit ALU that improves the overall performance of quantum processors while carrying out the task in the digital signal processing domain are discussed in this study. When reversible gates were used in place of logic gates, the power dissipation in terms of information bit loss was significantly reduced. Simulation of these circuits is done by QCA Designer tool and language used for programming is very high-speed hardware integrated circuit hardware descriptive language, Verilog HDL. The power and delay analysis of the various sub modules is performed and a comparison with the traditional circuits is also carried out. The designed ALU has better efficiency as it has less power loses and reduction in power loss upto 39 % is obtained.

#### **Keywords:**

Reversible logic gates, Fredkin Gate, Toffoli Gate, qALU, Low Power Dissipation, gates, QCA.

#### **Introduction:**

In present technology of the signal processing, the VLSI concept based on the power scattering is highly desirable because due of the increasing complexity of VLSI circuits, which grows every year as a result of the rising demand for more logical components in smaller volumes. As a result, power dispersion has emerged as the fundamental problem in the VLSI area. The fundamentals of reversible logic come from the thermodynamics of data preparation, as shown by typical irreversible logic circuits, which generate heat as a result of the loss of data during calculation. According to Landauer theory, heat is released from circuits built with irreversible components due to the loss of data bits. It is shown that losing one bit of data results in a loss of energy equal to KT\*log2 joules, where K is the Boltzmann constant and T is the temperature at which the activity occurs. i.e., the conventional logic gates-based circuits with deuteriation in the performance of the processors. It is termed as reversible logic gate only if it has a dedicated output terminal for each input i.e., for a logical gate with n inputs there should be n outputs. Enhancing the capabilities of these logical circuits has been an important research field that must work at low power levels due to the growing desire for more portable, smaller system designs with greater speeds. In addition to the power dissipation and energy consumption in the various modules of the ALU there are certain other parameters that effects the performance of the quantum processor such as delay in the signal propagation, packaging density, etc. Landauer has also submitted that with the use of the irreversible logic gates i.e., traditional one always leads to energy dissipation regardless of the development in the ongoing technology using the CMOS gates. As a result, one of the best solutions to this problem is the ability to express an irreversible logic gate in terms of a reversible gate. Such circuits can be synthesised using the least amount of energy possible due to the one-to-one mapping between input and output, which results in very low power dissipation. As a result, reversible designs are becoming increasingly important in disciplines such as nanotechnology, low power CMOS

design, and other cutting-edge applications. Reversible logic design aims to reduce quantum cost, delay, supplementary inputs, and garbage outputs, among other factors. It is abundantly evident from this explanation that reversible logic is the cutting edge in low power technology and is hence being used for the construction of qALUs. The information once lost cannot be recovered in any way, as it has been noticed that the conventional logic circuits emit heat for every piece of information lost during the execution of any task by the qALU. The recovery of the information will be possible thanks to the logical circuit built utilising reversible logic gates, which will improve the qALU and quantum processor's overall performance. According to the Bennett theory, if the circuit is designed with reversible logic gates that computes the performance based on the concept of thermodynamics, which taught us the advantages of the reversible process over irreversible process, the heat dissipation due to information loss can be avoided. [1-10].

The discussion so far has shown that there have been significant advancements in the usage of reversible logic, enabling better quantum computer algorithms and plans for matching computer designs. It has received a lot of attention as a potential logic design approach for use in contemporary nanotechnology and quantum computing with no effect on physical entropy. The design of reversible logic gate structures and arithmetic units has received the most significant contributions in the literature, however most researchers haven't put much work into designing reversible ALUs. Regardless of the method employed to construct the gates, classic irreversible gates in binary logic circuits always result in energy loss. Any future CMOS will have an impossible heat removal problem due to the power dissipation, making it impossible to speed up CMOS devices at some point in the near future. The Landauer theorem states that, if we ignore the technological and material aspects of computer manufacturing, the energy consumption in computers is mostly caused by logical irreversible operations. The widely used AND gate, which has two inputs and one output, loses one bit for each piece of data that passes through it. There will be kT generated for every bit of information lost, where k is the Boltzmann's constant and T is the absolute temperature. The generation of heat is inevitable on logic because of the uses of traditional logic gates in computer. energy, The key point of reversible computing is that the electric charge on the storage cell consisting of transistors is not permitted to flow away when the transistor is switched. Then it can be reused through reversible computing, which can decrease the energy consumption. When there is no loss of information bits, then the system is reversible. In VLSI circuits, it means that the circuits consisting of AND & OR gate, the bit information presented by charge can be saved when it is not used, which leads to the reversibility of the system. Therefore, reversible computing is an appealing solution in many emerging fields such as nanotechnology, as well as quantum and optical computing [11-15].

As an alternative to CMOS-VLSI, an approach called the quantum cellular automata (QCA) has been developed in 1993 so as to compute the performance of the processor with quantum dots. Unlike conventional computers in which information is transferred from one place to another by electrical current, QCA transfers information by means of propagating a polarization state from one cell to another cell. Hence improving the speed by reduction in area is the main area of research in VLSI system design. The heart of every computer is an Arithmetic Logic Unit (ALU). This is the part of the computer which performs arithmetic operations on numbers, e.g., addition, subtraction, etc. In digital systems the combinational circuits perform these arithmetic operations. In present VLSI Technology, Power Consumption has become a very important factor for consideration. By using Reversible gates for designing the circuits with reduced power consumption when compared to conventional design-based circuits. Reversible Logic finds its own application in Quantum computing, Nanotechnology, optical computing, and computer graphics and low Power VLSI. As having more advantages with reversible logic in digital circuits. In modern VLSI system power dissipation is very high due to rapid switching of internal signals. The complexity of VLSI circuits increases with each year due to packing more and more logic elements into smaller volumes. Hence power dissipation has become the main area of concern in VLSI design. Reversible logic has its basics from thermodynamics of information processing. According to this, traditional irreversible circuits generate heat due to the loss of information during computation. In order to avoid this information loss, the conventional circuits are modelled using reversible logic. Landauer [1961] showed that the circuits designed using irreversible elements dissipate heat due to the loss of information bits. It is proved that the loss of one bit of information results in dissipation of KT\*log2 joules of heat energy where K is the Boltzmann constant and T is the temperature at which the operation is performed. Bennett [1973] showed that this heat dissipation due to information loss can be avoided

if the circuit is designed using reversible logic gates. A gate is considered to be reversible only if for each and every input there is a unique output assignment. Hence there is a one-to-one mapping between the input and output vectors. A reversible logic gate is an n –input, n- output device indicating that it has same number of inputs and outputs. A circuit that is built from reversible gates is known as reversible logic circuit [16-20].

The advancement of reversible logic technologies has helped in improving the performance of computer architectures. Reversible logic is widely being considered as the potential logic design style for implementation in modern nanotechnology and quantum computing with minimal impact on physical entropy. Significant contributions have been made in the literature towards the design of reversible logic gate structures and arithmetic units. However, there are not many efforts directed towards the design of reversible ALUs. The Binary logic circuits built using traditional irreversible gates inevitably lead to energy dissipation, regardless of the technology used to realize the gates. The power dissipation in any future CMOS will lead to an impossible heat removal problem and thus the speeding-up of CMOS devices will be impossible at some point of time in near future. According to the theorem of Landauer, if we do not consider the factors of technology and material in the manufacture of computer, the energy consumption in computer is mainly produced by the logical irreversible operations. The commonly used gate- AND gate, which has two inputs and one output, one bit lost when the information bits go through this gate. For every bit of information loss, there will generate kT ln<sub>2</sub> joules, where k is the Boltzmann's constant and T is the absolute temperature. The generation of heat is inevitable on logic because of the uses of traditional logic gates in computer. The loss of energy can be minimized or even prevented by applying the principle of reversibility to the operation of digital circuits. It can be shown that for power not to be dissipated, it is necessary to build a circuit from reversible gates. This solution based on the reversible logic promises a circuit operation with arbitrarily small fraction of signal energy. The key point of reversible computing is that the electric charge on the storage cell consisting of transistors is not permitted to flow away when the transistor is switched. Then it can be reused through reversible computing, which can decrease the energy consumption. When there is no loss of information bits, then the system is reversible. In VLSI circuits, it means that the circuits consisting of AND and OR gate, the bit information presented by charge can be saved when it is not used, which leads to the reversibility of the system. Therefore, reversible computing is an appealing solution in many emerging fields such as nanotechnology, as well as quantum and optical computing [21-25].

# **Reversible Logic Gates:**

A circuit is said to be reversible if the input vector can be uniquely recovered from the output vector and there is a one-to-one correspondence between its input and output assignments, i.e., not only the outputs can be uniquely determined from the inputs, but also the inputs can be recovered from the outputs. Thus, the number of inputs and outputs in reversible gates are equal. Any arithmetic logic unit must be able to produce a variety of logic outputs based on inputs determined by the programmer for implementation in an instruction set architecture. Therefore, reversible logic devices used in an environment must have both fixed select input lines that receive opcode signals manipulated by the programmer and permanent output lines where the result of the logical output is produced. For an *n* input/output logic gate, if there is a one-to-one correspondence between its inputs and outputs. Commonly used reversible gates are NOT gate, CNOT gate (Feyman gate), Toffoli gate, Fredkin gate and so on. In the design of reversible logic circuits, the following points must be considered to achieve an optimized circuit [26-27]. They are

- Fan-out is not permitted.
- Loops or feedbacks are not permitted.
- Garbage outputs must be minimum.
- Minimum delay.
- Minimum quantum cost.

Reversible gate is realized by using 1\*1 NOT gates and 2\*2 Reversible gates, such as V, V+ (V is square root of NOT gate and V+ is its Hermitian) and FG gate which is also known as CNOT gate. The V and V+ Quantum gates have the property given in the equations 1 & 2 [28].

$$V * V = NOT \tag{1}$$

$$V * V += V + * V = I \tag{2}$$

$$V + *V + = NOT \tag{3}$$

The Quantum Cost of a Reversible gate is calculated by counting the number of V, V+ and CNOT gates.

#### **NOT Gate**

The Reversible 1\*1 gate is NOT Gate with zero Quantum Cost is as shown in the Fig. 1.



Fig.1. Reversible NOT gate [29]

#### Feynman / CNOT Gate

The Reversible 2\*2 gate with Quantum Cost of one having mapping input (A, B) to output (P = A, Q = A $\oplus$ B) is as shown in the Fig. 2.



Fig.2. Reversible Feynman/CNOT gate (FG) [30]

#### **Toffoli Gate**

The Reversible 3\*3 gate with three inputs and three outputs. The inputs (A, B, C) mapped to the outputs (P=A, Q=B, R=A.B^C) is as shown in the Fig.3. Toffoli gate is one of the most popular Reversible gates and has Quantum Cost of 5.



Fig.3. Reversible Toffoli gate (TG) [31]

n -Toffoli gate has n inputs and outputs, and the first (n-1) inputs are control bits, the input is targeting bit Fig. 4. It also can be called the Toffoli gate series.



#### Fig.5. 2x2 Feynman gate [32]

Feynman gate is a  $2\times2$  reversible gate as shown in below figure 5. The Feynman Gate is also called as CNOT gate i.e., controlled NOT gate. The Feynman gate is used to duplicate of the required outputs since Fan-out is not allowed in reversible logic gates. The Quantum Cost of FG is 1. This is also the primitive gate owing its importance in determining quantum cost metric.



Fig.7.4x4 TSG gate [34]

The Toffoli Gate (TG) is a 3\*3 reversible logic gate with three inputs and three outputs. The input to output mapping of a Toffoli gate can be represented as (A, B, C) to (P = A, Q = B, R = ((A B)  $\oplus$  C), where A, B, C are the inputs and P, Q, R are the outputs of a Toffoli gate. Figure 7 shows the block diagram of a Toffoli gate. A Toffoli gate has a quantum cost of 5 as it can implemented using 2 V gates, 1 V + gate and 2 CNOT gates. Figure shown above gives the quantum implementation of a Toffoli gate [35].

In order to make a gate reversible additional input and output lines are added so that a one-to-one mapping exists between the input and output. This prevents the loss of information that is main cause of power dissipation in irreversible circuits. The input that is added to an m x n function to make it reversible is known as constant input (CI). Those outputs which are not used in the circuit is called as garbage output (GO). The number of garbage output for a particular reversible gate is not fixed. Several reversible gates have come out in the recent years. The most basic reversible gate is the Feynman gate which is a 2x2 reversible gate available and is commonly used for fan out purposes. The 3x3 reversible gates include Toffoli gate, Fredkin gate, all of which can be used to realize various Boolean functions. Fredkin gate. The 4x4 reversible gates include TSG gate, MKG gate, HNG gate, PFAG gate etc. shows the TSG gate. Some of the 4x4 gates are designed for implementing some important combinational functions in addition to the basic functions. The concept of reversible logic gates is used for reducing power consumption and loss of data. This logic uses the reversible gates which have same number of inputs and outputs. Some of the cost metrics like garbage outputs, number of gates, Quantum cost, constant outputs are used to estimate the performance of reversible circuits. A Reversible circuit design can be modelled as a Sequence of discrete time slices and depth is summation of total time slices. Various proposals are given to design of combinational and sequential circuits in the undergoing research. the design of different combinational circuits like binary comparator, Full adder, Full subtractor, Multiplexer circuits using Reversible Decoder is proposed with optimum Quantum cost. The design of different combinational circuits like binary comparator, Full adder, Full subtractor, Multiplexer circuits using Reversible Decoder is proposed with optimum Quantum cost [35].

## Feynman/CNOT Gate

According to Figures 8 and 9, the Reversible 2\*2 gate with a Quantum Cost of One maps inputs (A, B) to outputs (P = A, Q = A•" B). In this case, A controls the input, B regulates the input, and P and Q are the two outputs. Being a 2 x 2, the Feynman gate.

## **Toffoli Gate**

The Toffoli Gate (TG) is a three-input, three-output reversible logic gate. A, B, and C are the inputs, and P, Q, and R are the outputs of a Toffoli gate, respectively. This is known as the input to output mapping of a Toffoli gate. A Toffoli gate's block diagram is shown in Figure 10. Since two V gates, one V + gate, and two CNOT gates can be used to create a Toffoli gate, its quantum cost is 5. The quantum implementation of a Toffoli gate is shown in Figure 10.



Fig.8. CNOT Gate implementation [35]



Fig.10.4x4 TG gate Implementation [35]

# **Peres Gate**

It is a Peres gate, 3x3. The output vector is O, while the input vector is I (A, B, and C) (P, Q, R). P = A, Q = A B, and R = AB C define the output. A Peres gate has a quantum cost of 4. A 3\*3 Peres gate is depicted in Figure 11.

# Fredkin Gate

A 3\*3 reversible logic gate called a Fredkin gate has three inputs and three outputs. A, B, and C are the inputs and P, Q, and R are the outputs, respectively, of the Fredkin gate, which transforms (A, B, and C) to (P = A, Q = A B + AC, and R = AB + AC). Given that it can switch its other two inputs based on the value of its first input, a Fredkin gate can function as a 2:1 MUX. A 2\*2 Feynman gate with a quantum cost of 5 and two dotted rectangles is identical to a quantum cost of 1, 1 V, and 2 CNOT gates, as shown in Figure 12.

## **Double Peer Gate (DPG)**

Two 3\*3 Peres gates are cascaded to create a DPG gate. This gate has a quantum realisation cost of 6. because it has two 3x3 Peres gates. When the gate's fourth input is set to zero (D = 0), as shown in Figure 13, it can function alone as a reversible full adder circuit [36].



Fig.11.4x4 Peres Gate Implementation [36]



Fig.12.4x4 Fredkin Gate arrangement [37]



Fig.13.4x4 Double Peres Gate Implementation [38]

# **ALU Architecture**

The fundamental arithmetic and logical operations are carried out by the Arithmetic Logic Unit (ALU). The arithmetic extender, logical extender, and multiplexer that make up the ALU are depicted in Fig. 14 below. The ALU's operation will be determined by the control signals. Moreover, there is a mode control input that lets you choose between logical and mathematical operations.



Fig.14.Block Diagram of ALU [39]

A crucial component of the CPU is the arithmetic and logic unit (ALU), which is a data processing unit. Although there are many different CPU types, every CPU has an ALU. The DM74LS181, a 4-bit ALU that can carry out all 16 possible logic operations on two variables as well as a number of arithmetic operations, serves as the proposed design's reference logic. ALU offers 16 arithmetic operations, including add, subtract, compare, and double in addition to the previous twelve operations. provides 16 two-variable logic operations, including EXOR, comparison, AND, NAND, OR, and NOR, in addition to ten more operations [40].



Fig. 15 Logic Diagram of conventional ALU [41-42]

The diagram below depicts the architectural layout upon which the 16-bit ALU is built.



Fig. 16 Another ALU Architecture [43-46]

# Proposed Design of qALU using Reversible Logic Gates:

This section presents the 16-bit ALU. Toffoli, Fredkin, Feyman, and DPG gates are used in the construction of the Arithmetic and Logical Units. The Proposed ALU performs four logical operations and eight arithmetic operations. The table of tasks assigned to the reversible ALU is shown in Table 1. This ALU is designed to minimise power losses while maintaining a low circuit cost. After performing these functions, the simulation of the ALU is carried out. The power analysis of the irreversible and reversible ALUs is then completed and compared.

S	S <sub>0</sub>	$S_1$	Cin	Fun
Zero	Zero	Zero	Zero	Sum
Zero	Zero	Zero	One	Sum with Carry
Zero	Zero	One	Zero	1's compliment Sum
Zero	Zero	One	One	Subtraction
Zero	One	Zero	Zero	Delayed bit
Zero	One	Zero	One	Increment Accumulator
Zero	One	One	Zero	Decrement Accumulator
Zero	One	One	One	Accumulator value
One	Zero	Zero	Х	XOR Operation
One	Zero	One	Х	AND Operation
One	One	Zero	Х	OR Operation
One	One	One	Х	NOT Operation

Table 1. Functional Table for Reversible/Quantum ALU (rALU/qALU)

The ALU is regarded as the system's brain in the processor architecture. A mathematical and logical unit ought to be able to produce a greater variety of feasible mathematical and logical operations. Reversible gates should optimise the operations of the arithmetic and logical unit in order to make the ALU design based on this structure possible. However, in order to reduce circuit delays, the cost of the circuit chooses the lines that are used to design the circuit. To do this, at each stage, it should be verified that every part of the design is reversible, and the outputs should propagate in a way that both ensures the circuit's proper operation and achieves reversibility. The arithmetic unit is in charge of managing the program's arithmetic operations. The new reversible gates serve as the foundation for the suggested arithmetic unit's construction.

-			i i uneuonanty i uon	1 -
Co	ontrol Inp	uts	Output	Results
C0	C1	C2		
Zero	Zero	Zero	B Value	Transfer B
Zero	Zero	One	Increment B	Increment B
Zero	One	Zero	Sum	Addition
Zero	One	One	Sum with Carry	Addition with carry
One	Zero	Zero	Sum	1's complement subtraction
One	Zero	One	Sum with Carry	2's complement subtraction
One	One	Zero	Decrement B	Decrement B
One	One	One	B Value	Transfer B

Table 2. Functionality Table of qALU

Another crucial component of the central processing unit is the logical unit, which manages the logical operations carried out by the programmer. The new reversible gates serve as the foundation for the suggested logical unit design. Based on the equation below, the output function is realised.

$$F_1 = (AC_0 + AC_1)XOR B XOR C_2$$

Where C0, C1, and C2 are the control inputs while A and B are the inputs to the reversible gates.

(4)

The following output equation can be used to design the functionalities of a logical unit:

$$F_2 = \bar{A}\bar{B}C_0 + A\bar{B}C_1 + \bar{A}BC_{2+}ABC_3 \tag{5}$$

The values of C0, C1, C2, and C3 are used as control inputs depending on the control input values, which can be generated by altering the inputs' 0:1 logical function combinations.



Fig. 17 qALU Design using TG, RG4 & FG Gates

The function generator's function is to process the Ai and Bi input data under the control of the S0, S1, S2, and S3 parameters, and then produce the combined functions Xi and Yi at the output side, where Xi is the combined function on Ai and Bi controlled by the S3 and S2 parameters and Yi is the combined function on Ai and Bi controlled by the S1 and S0 parameters.

$$X_i = \overline{S_3 A_i B_i + S_2 A_i \overline{B_i}} \tag{6}$$

$$Y_i = \overline{A_i + S_0 B_i + S_1 \overline{B_i}} \tag{7}$$

The reversible function generator is depicted in Figures 17, 18, and 19 together with its accompanying package diagram, which corresponds to the aforementioned logical statement.



Fig. 18 The reversible function generator



Fig. 19 The block diagram of Reversible ALU

Based on equations 5 to 7, the output signals Xi and Yi are produced after the input signals Ai, Bi, and S0 to S3 have passed through the reversible function generators Xi and Yi as the first and second input signals, respectively, of the reversible control unit DXORi. The third input signal Ci of the reversible control unit DXORi is then obtained by operating with the control signal M. By carrying both the select lines S0, S1 and carry output to the following stage, the single bit structure of the arithmetic unit is converted into a 16-bit purposed structure. The intended 16-bit arithmetic unit has 48 garbage outputs, 80 ancilla inputs, and so forth. Similar to 16-bit arithmetic units, N bit arithmetic units can be created and have 5N ancilla inputs and 3N trash outputs. By propagating the select lines S0 and S1, a 16-bit structure of the logic unit can be created from a single bit reversible purposed structure. Ancilla inputs and trash outputs for this 16-bit logic unit will total 64 and 80, respectively. There will be 190 gates overall for 16 bits. Similar to a 16-bit logic unit, an N-bit logic unit can be created with 4N ancilla inputs, or constant inputs, and 5N trash outputs. number of gates overall 10 N gates.

#### **Simulation Results & Discussion:**

Our reversible Arithmetic and Logical Unit (qALU functional)'s validity is confirmed by simulating it using the ISE simulator. M, S0, and S1 are select lines, and A and B are two 16-bit inputs. The 16-bit output is enjoyable. The simulation of a 16-bit reversible Arithmetic and Logical Unit is shown in below Figures (qALU). Similar to pre-synthesis simulation, post-synthesis simulation is also carried out.

Name	Value	1,150 ns	1,160 ns	1,170 ns	1,180 ns	1,190 ns
A[15:0]	00111111111		α	011111111111111		
► <b>1</b> 8[15:0]	111111111111		1	1111111111111		
Cin	1					
M M	1					
► 📑 S(0:1)	01			01		
Fun[15:0]	00111111111		α			
I N	0					
🕨 🖬 R(0:1)	00			00		
1 Cout	0					
▶ 🛃 gi50:1	00001000100	0000000	01000100010001000	1000100010001000	20001000200010001	000

Fig. 20 Simulation waveforms of 16-bit Reversible Arithmetic and Logical Unit (ALU)

# **Power Analysis:**

Each moment during the design cycle, the Xilinx Power Analyzer may do a power analysis. The number of times a certain signal changes throughout a clock period is referred to as the signal rate, which plays a vital role in the power computation. This must be provided by the designer in order to do an effective power calculation. Reversible logic structures, in particular miraculous decrease in logic power, reduce the dynamic power usage. The following are some crucial power factors to take into account:

# • Standby (static) power

The amount of power used by a gadget when it is turned on but not actively performing any function is known as static power (i.e., the device is not clocked).

# • Active or dynamic power

Dynamic power is the quantity of energy a device uses when it is in use (i.e., the device is clocked). The 16-bit reversible Arithmetic Logical Unit's (ALU) total power is made up of both leakage power and dynamic power from the device. The total of input/output power, logic power, and data power, as depicted in Fig. 11, is known as dynamic power. Compared to irreversible arithmetic logical unit, it is lowered by 5.12%. (ALU).



Fig. 21 Power dissipation for 16-bit reversible Arithmetic and Logical Unit (ALU)

## • Power input/output

When the device is configured but there is no switching action, this is the power dissipation. The 16-bit reversible Arithmetic and Logical Unit (ALU) has an input/output power of 28.86 mW, whereas the 16-bit irreversible ALU has an input/output power of 37 mW.

# Data Strength

Data switching is what causes data power dissipation. Comparing it to a 16-bit irreversible Arithmetic and Logical Unit (ALU) that performs the same job, it is reduced using reversible logic gates by 34.78%. The 16-bit reversible Arithmetic and Logical Unit (ALU) has a data power of 1.5 mW.

### • Power Logic

Logic power, also known as design dynamic power, is the additional energy used by user logic utilisation and switching activity. Reversible logic gates magically consume less power than traditional logic gates because their one-to-one input and output mapping prevents bit loss. According to Table 3, a 16-bit reversible Arithmetic and Logical Unit (ALU) uses 53.3% less logic power.

	ruble 5. rower consumption	oused i marjois
Source of Power	16-bit Irreversible ALU (mW)	16-bit Reversible ALU (mW)
Logic Power	0.76	0.36
Data Power	2.5	1.6
I/O Power	39	27.5
Total Power	40.08	30.52

Table 3. Power consumption-based Analysis

Power dissipation comparison for 16 bits Arithmetic and Logical Unit (ALU)

#### • Area comparison for Arithmetic and Logical Unit (ALU)

Table -4 shows the area comparison between irreversible and reversible Arithmetic and Logical Unit (ALU). The Area is reduced by 33.33% by using reversible Arithmetic and Logical Unit.

1 4010 1.	Thea comparison of to on Th	60
Parameters	16-bit Irreversible ALU	16-bit Reversible ALU
No of Slice LUTs	49	31
No of Occupied Slices	24	18
No of LUT Flip Flops pair Used	49	30

Table 4. Area Comparison of 16-bit ALU

Verilog HDL is used to design each and every component of the reversible ALU (structural form of coding). Using the modelsim simulator, mentor visuals are used to emulate Verilog code. Variables are used to represent the input and output signals, and Toffoli gate modules are used to package a variety of Toffoli gates so that they may be instantiated as objects. The simulated outcomes have been submitted in below figures.

The simulation work of the proposed circuits has been carried out by using the QCA Designer tool for the most important and effective parameters of the module of the qALU such as Delay, packaging density, Number of cells, Garbage in, Garbage out etc. These are the parameter which are used to analyse the performance of the qALU with the use of the reversible logic gates, primarily Toffoli and its combination. In addition, this this performance evaluation, power dissipation and the energy used to execute the task by the processor has been also carried out by using different available tools such as VHDL, Xilinx, MATLAB, etc. The figures from 20 to 38 have been put forward for the performance analysis of the qALU of the quantum processor that has got tremendous application in the field of DSP, Quantum Computation, Space data computation, Military data analysis, etc.



Fig. 22 Waveform of Arithmetic operation of reversible ALU



Fig. 23 Waveform of Logical operation of reversible ALU

Messages	i i i					
🔶 /revaddsub16/as	0					
€-Invaddsub16/x	60234	200		60234		
Interval (1998) // // // // // // // // // // // // //	200	200				
🔷 /revaddsub16/cin	0					
/revaddsub16/cout	0					
Interval (1998) // Preval (1998) // P	60434	400	'n	60034	60434	
Let Now	4000 ns	5	e i ka i	2000 ns		4000 ns
🔓 🍋 🛛 Cursor 1	Ô ns	0 ns				
	the second secon					

Fig. 24 Reversible 16bit adder/subtractor

Vessages					
Di /newfinalogicia	110033003103011	5100010000000011			
D-V /newfinalogiq/b	0011001100100101	001100100100100101			
🕃 🌢 (newfinallogic)'c	11	ti .	ji	<u>10</u>	1
0-) (newfinalogiciad	0000000000100001	900000000000000000000000000000000000000			
DH Inexfinalogicia	111111113001110		011001100000110		
0-1/ (newfinalogic)o	1111111111111001111			11011101000000	
04) (newfinalogic) nt	0011001100010000				01100110101
284 Im	7000 ns	5	2590 rs	450) IS	6020 ns

Fig. 25 Reversible 16-bit logical unit

Messages					104			
€ ♦ /revmult16/x	230	55535			231			
∃♦/revmult1€/y	65535	65535						
0-4) /revmult16/prd	15073050	4294536225			15073050			
🖏 /rexmult16/pr1	11100101000110	111111101001001			111001010	00011010		
🛃 /revnult16/pr2	000000000000000000000000000000000000000	111111100000000			01100110	01((0))		
D={> /revmult16/pr3	11100101000110	111111100000000			111001010	0001010		
🛃 /revmult16/pr4	010030031003	111111101001001			<b>DEICORO</b>	0)((0))		
C B. 9 Now	2000 ps	n na hEine B	503.55	inen Linnen L	000 ps	61.63	1500 ps	1.1.1
6/8 Cursor 1	0 ps	Û ps						

# Fig. 26 Reversible 16 x 16 multiplier



Fig. 27 AU Design and simulation result



Fig. 28 LU Design and Simulation Result



Fig. 29 Multiplexer design and simulation result



Fig. 30 Total Power for 16-bit Traditional ALU

File Edit View Tools Help							
👌 🔒 🖉 🔕 🗟							
leyot Navyatar 🔹 🕽	Name	Power (W)	Туре	Oock (MHz)	Clock Name	Signal Rate	4
New	27/0013	0.00001	LUTE	Aeync	Anno	50.0	
🗄 🍊 Views	z11/OUT5_G	0.00001	LUTS	Anymo	Agyna	50.0	
E D Project Settings	215/0UT4	0.00001	LUYS	Arync	Anync	50.0	
Default Activity Rales	213/0UT1	0.00001	LUTS	Agec	Anymo	50.0	
E Summary	25/OUT4	0.00001	LUTS	Anno	Async	50.0	
Confidence Level	z9/out21	0.00001	LUTS	Anno	Async	50.0	
Decale	z15/out21	0.00001	LUTE	Agenc	Aaync	50.0	
To By Herarchy	z13/0UT4	0.00001	LUTE	Ageo	Aeyno	50.0	
	23/0UT1	0.00001	LUTS	Anync	Aaync	50.0	
	25/out21	0.00001	LUTE	Aeync	Agino	50.0	
Loge	z15/0UT1	0.00001	LUTS	Arync	Aaymo	50.0	
Signale	z7/0UT1	0.00001	LUTG	Aeyec	Aayric	50.0	
Data	z14/0UT	0.00001	LUTE	Agec	Agenc	50.0	
- KOs	25/00T3	0.00001	LUTS	Aeync	Anno	50.0	
	z13/out21	0.00001	LUTE	Agec	Aayno	50.0	
Color Source	15/0UT2	0.00001	LUTS	Arec	Aaync	50.0	
User	15/01/11	0.00001	LUTS	Anno	Async	50.0	
Calculated	z12/0UT	0.00001	LUTS	Async	Anync	50.0	
Power Total	TUO/Jt	0.00001	LUTS	Ayec	Aeync	50.0	

Fig. 31 Logic Power for 16-bit Traditional ALU



Fig. 32 Total Power for 16-bit Reversible qALU

Name	Power (W)	Type	Clock (MHz)	Clock Name	Sgnal Rate
Z11/out1	0.00001	LUTE	Async	Async	50.0
Z14/out1	0.00001	LUTE	Async	Async	50.0
Z4/out1	0.00001	LUTE	Aeync	Aeync	50.0
Z5/out1	0.00001	LUTE	Async	Async	50.0
ZB/out1	0.00001	LUTE	Advinc	Aayno	50.0
Z9/out1	0.00001	LUTE	Aeync	Async	50.0
23/out1	0.00001	LUTE	Aeync	Async	50.0
Z12/out1	0.00001	LUTE	Aeyric	Anyno	50.0
Z15/out1	0.00001	LUTE	Aeyno	Aayno	50.0
Z5/out1	0.00001	LUTE	Aeync	Async	50.0
27/out1	0.00001	LUTE	Aeync	Aayno	50.0
Z3/16/Moor # xio<0>1	0.00001	LUTG	Aeync	Async	50.0
Z16/16/16/mor s xp<0>1	0.00001	LUTE	Aaync	Async	50.0
Z7/16/Mear s xo-c0-1	0.00001	LUTE	Async	Aayric	50.0
Z10/16/Moor_s_xo<0>1	0.00001	LUTG	Async	Async	50.0
Z6/6/Moor_s_xo<0>1	0.00001	LUTE	Aeync	Async	50.0
Z14/f6/Moor # x0<0>1	0.00001	LUTE	Async	Async	50.0
Z12/f6/Moor_s_xo<0>1	0.00001	LUTE	Async	Async	50.0
22/16/Moor_s_xo<0>1	0.00001	LUTE	Anyric	Anyno	50.0

Fig. 33 Logic Power for 16-bit Reversible qALU



Fig. 34 Analysis of Decoder Circuit



Fig. 35 Analysis of Encoder Circuit



Fig. 36 Analysis of Full Adder Circuit



Fig. 37 Analysis of Full Subtractor Circuit



Fig. 38 Analysis of MUX Circuit

# **Conclusion:**

Using Toffoli reversible logic gates, we have suggested the design and implementation of a 16-bit reversible ALU. Reversibility greatly lowers information bit use and loss, resulting in optimal power consumption. Mentor graphics simulation is used to test the performance of various components. The topic of discussion has been logical reversibility, or the ability of inputs and outputs to be separately retrieved from one another. The key question is if we can create physical gates and circuits that can genuinely run backward and expend almost no power. In the future, physical reversibility can also be analysed. In comparison to irreversible ALUs, the new reversible ALU designs favour low power dissipation and also occupy less space, both of which are desirable for the construction of a reversible central processing unit. Verilog HDL is used for RTL coding, and ISE Simulator is used for simulation. Xilinx 14.7 is used for synthesis. Using XPower analyzers, it is predicted that the power is decreased by 53.3% and the area is reduced by 33.33% for the logic, respectively. The research's findings have significant applications in low power and quantum computing. The potential application of Moore's law via quantum computing with reversible logic during the next few decades is covered under the research's future scope. Applications for this reversible Arithmetic and Logical Unit (ALU) include low power VLSI designs, optical computing, nanotechnology, quantum computing, and others. Complex logic architectures will benefit more from the extended operations. By utilising the proposed reversible Arithmetic and Logical Unit (ALU) design, numerous ASICs-based projects may be feasible. Comparing the proposed qALU to the existing reversible gates, which predominantly use the Reversible Arithmetic and Logic Unit (qALU), which is validated in the QCA

platform, reveals an improvement in terms of optimization parameters for reversible logic. The proposed 16 bit reversible arithmetic and logic unit exhibits a remarkable improvement in the simulation restrictions, such as area, simulation time, and number of design-used cells, as well as the reversible logic design parameters. Because of this, the suggested system has a small footprint with QCA and less power loss with reversible logic.

# Acknowledgement:

The author is thankful to Mr. Suneel Galgotia (Chancellor, Galgotias University), Mr. Dhruv Galgotia (CEO, Galgotias University), Prof. (Dr.) K. Mallikharjuna Babu (Vice-Chancellor, Galgotias University), Prof. (Dr.) Avadesh Kumar (Pro Vice Chancellor-Planning, Galgotias University) Dr. Amitabh Bhattacharya (CoE, Galgotias University) and members of Examination Department for their motivation, kind cooperation, and suggestions.

# **References:**

- [1.] Priyal Grover and Hemant Verma, "Design, Layout and Simulation of 8 bit Arithmetic and Logical Unit" International Journal of Electrical and Electronics Engineers (IEEE), Vol. 07, Issue 02, July- December 2015.
- [2.] Shefali Mamtaj, Biswajit Das, Anurima Rahama "An Optimized Realization of ALU for 12 Operation by using a Control Unit of Reversible Gates", International Journal of Advanced Research in Computer Science and Software Engineering (IJARCSSE), Vol. 04, Issue 01, January 2014.
- [3.] Ajay Kumar Sharma and Anshul Jain, "Design of Low Power Low Area Arithmetic and Logical Unit" International Journal of Innovative Research in Computer and Communication Engineering (IJIRCCE), Vol. 02, Issue 12, December 2014.
- [4.] Chetan Kumar, Dr. Rekha.K .R and Dr. Natraj K .R, "Implementation of 16 bit Arithmetic and Logical Unit using Toffoli Reversible Logic Gate" International Journal of Innovative Science, Engineering and Technology (IJISET), Vol. 01, Issue 06, August 2014.
- [5.] Vijay G.Roy, P.R.Indurkar and D.M.Khatri, "Low Power 8 bit Quantum ALU Implementation using Reversible Logic Structure", International Journal of Science and Research (IJSR), Vol. 03, Issue 07, july 2014.
- [6.] Akanksha Dixit and Vinod Kapse, "Arithmetic and Logical Unit Design using Reversible Control Unit", International Journal of Engineering and Innovative Technology (IJEIT), Vol. 01, Issue 06, June 2012.
- [7.] Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang and Lihui Ni, "An Arithmetic and Logical Unit Design based on Reversible Logic Gates", International Journal of Electrical and Electronics Engineers (IEEE), 2011.
- [8.] Avinash G. Keskar and Vishal R. Satpute, "Design of 8 bit Novel Reversible Arithmetic and Logical Unit" International Journal of Electrical and Electronics Engineers (IEEE),2011.
- [9.] Y.Syamala and A. V. N. Tilak, "Reversible Arithmetic and Logical Unit" International Journal of Electrical and Electronics Engineers (IEEE), 2011.
- [10.] R.Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, Vol. 05, 1961.
- [11.] C.H. Bennett, "Notes on the History of Reversible Computation", IBM Journal of Research and Development, Vol. 32, 1998.
- [12.] Monika Rangari, Prof. Richa Saraswat and Dr. Rita Jain, "Design of Reversible Logic ALU using Reversible logic gates with Low Delay Profile" International Journal of Advanced Research in Computer and Communication Engineering, Vol. 04, Issue 4, April 2015.
- [13.] Ravi Raj Singh, Sapna Upadhyay, Saranya S, Soumya, Jagannath KB and Hariprasad SA, "Efficient Design of Arithmetic and Logical Unit using Reversible Logic Gates" International Journal of Advanced Research in Computer Engineering & Technology (IJARCET), Vol. 3, Issue 4, April 2014.
- [14.] Darshan H, Mohanraj R, Kavya H B, Monisha U K and Saroja Maralabhavi, "Design and Synthesis of 8 Bit Reversible Arithmetic & Logical Unit (ALU)" ITSI Transactions on Electrical and Electronics Engineering (ITSI-TEEE), Vol. 3, Issue 03, 2015.

- [15.] Khushboo Ahirwar, Sachin Bandewar and Anand Kumar Singh, "FPGA Implementation ALU Based on Reversible Logic" International Journal of Engineering Research & Technology (IJERT), Vol. 3 Issue 1, January 2014.
- [16.] Pradeep singla and Naveen Kr. Malik, "A Cost Effective Design of Reversible programmable logic array" International Journal Of Computer Application, Vol. 41, March 2012.
- [17.] [C.H. Bennett, "Logical Reversibility of Computation" IBM J.Research and Development, November 1973.
- [18.] R. Landauer, "Irreversibility and heat generation in the computing process," IBM J. Research and Development, vol. 3, pp. 183-191, July 1961.
- [19.] M. Nielsen, I. Chuang. Quantum computation and quantum information. Cambridge, UK: Cambridge University Press, 2000.
- [20.] E.Fredkin, T.Toffoli, "Conservative logic", International Journal of Theoretical Physics, 21:219-253, 1982.
- [21.] Michael P. Frank, "Reversible Computing," invited article, Developer 2.0 magazine, Jasubhai Digital Media, January 2004.
- [22.] S. Kim, J.H. Kwon, S. I. Chiae, An 8-b nRERL microprocessor for ultra-low-energy applications. ASP-DAC 2001: 27-28
- [23.] C.H. Bennett, "Logical Reversibility of Computation", IBM J.Research and Development, pp. 525-532, November 1973.
- [24.] C H Bennett, "Notes on the History of Reversible Computation", IBM Journal of Research and Development, vol. 32, pp. 16-23, 1998.
- [25.] A. Peres, "Reversible logic and quantum computers", phys. Rev .A ,Gen. Phys., vol. 32, no. 6, pp. 32663276, Dec. 1985.
- [26.] J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "Embedded deterministic test," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23,no. 5, pp. 776\_792, May 2004.
- [27.] Brglez, D. Bryan, K. Kozminski, "Combinational Profiles of sequential benchmark circuits", Proc. IEEE ISCAS, pp. 1929-1934, 1989.
- [28.] S. Abu-Issa and S. F. Quigley, "Bit-swapping LFSR and scan-chain ordering: A novel technique for peakand average-power reduction in scanbased BIST," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 28, no. 5, pp. 755–759, May 2009.
- [29.] J. Rajski, J. Tyszer, G. Mrugalski, and B. Nadeau-Dostie, "Test generator with preselected toggling for low power built-in self-test," in *Proc. Eur. Test Symp.*, May 2012, pp. 1–6.
- [30.] Y. Sato, S. Wang, T. Kato, K. Miyase, and S. Kajihara, "Low power BIST for scan-shift and\_capture power," in *Proc. IEEE 21st Asian Test Symp.*, Nov. 2012, pp. 173–178.
- [31.] K. Moghaddam, J. Rajski, M. Kassab, and S. M. Reddy, "At-speed scan test with low switching activity," in Proc. IEEE VLSI Test Symp., Apr. 2010, pp. 177–182.
- [32.] Peres, "Reversible logic and quantum computers", phys. rev. A, Gen. Phys., vol. 32, no. 6, pp. 32663276, Dec. 1985.
- [33.] H.G Rangaraju, U. Venugopal, K.N. Muralidhara, K. B. Raja," Low power reversible parallel binary adder / subtractor" arXiv.org/1009.6218,2010. 12) J.M. Rabaey and M. Pedram, "Low Power
- [34.] Akanksha Dixit and Vinod Kapse (2012), "Arithmetic & Logic Unit (ALU) Design Using Reversible Control Unit", *IJEIT*, Vol. 1, No. 6.
- [35.] Bennett C H (1973), "Logical Reversibility of Computation", *IBM J. Research and Development*, Vol. 17, pp. 525-532.
- [36.] Himanshu Thapliyal and Nagarajan Ranganathan (2011), "A New Reversible Design of BCD Adder", *IEEE Conference on Design and Automation*, pp. 1-4.
- [37.] Jayashree H V, Nagamani A N and Bhagyalakshmi H R (2012), "Modified TOFFOLI GATE and its Applications in Designing Components of Reversible Arithmetic and Logic Unit", *International Journal* of Advanced Research in Computer Science and Software Engineering, Vol. 2, No. 7, ISSN: 2277 128X.
- [38.] Landauer R (1961), "Irreversibility and Heat Generation in the Computing Process", *IBM J. Research and Development*, Vol. 5, No. 3, pp. 183-191.

- [39.] 6. Lekshmi Viswanath and Ponni M (2012), "Design and Analysis of 16 Bit Reversible ALU", *IOSRJCE*, Vol. 1, No. 1, p. 46, ISSN: 2278-0661.
- [40.] Rajinder Tiwari, Deepika Bastawade, Preeta Sharan, Anil Kumar, "Performance Analysis of Reversible ALU in QCA" Indian Journal of Science & Technology, vol: 10(29), pp: 01-05, 2017.
- [41.] Rajinder Tiwari, Anil Kumar, Preeta Sharan "Design and Implementation of 4:1 Multiplexer for Reversible ALU using QCA" published in the proceeding of 2nd International Conference Microelectronics and Telecommunication Engineering (ICMETE 2018), Aug 2018, PP No: 191-196.
- [42.] Rajinder Tiwari\*, Vikas Rajiv, Preeta Sharan, Anil Kumar. "An Innovative Low Power Reversible ALU for Quantum Processor using QCA", International Journal of Innovative Technology and Exploring Engineering, 2019.
- [43.] Lihui Ni, Zhijin Guan, Wenying Zhu. "A General Method of Constructing the Reversible FullAdder", 2010 Third International Symposium on Intelligent Information Technology and Security Informatics, 2010.
- [44.] Mariam Zomorodi Moghadam, Keivan Navi. "Ultra-area-efficient reversible multiplier", Microelectronics Journal, 2012.
- [45.] K. Walus, Mazur, G. Schulhof, G.A. Jullien. "Simple 4-Bit Processor Based On QuantumDot Cellular Automata (QCA)", 2005 IEEE International Conference on ApplicationSpecific Systems, Architecture Processors (ASAP'05), 2005.
- [46.] Kamaraj, P. Marichamy. "Design and implementation of arithmetic and logic unit (ALU) using novel reversible gates in quantum cellular automata", 2017 4th International Conference on Advanced Computing and Communication Systems (ICACCS), 2017

#### **Author's Profile:**



Dr. Rajinder Tiwari, Ph.D. from Amity University Uttar Pradesh (2022), MTech from NIT Kurukshetra (Previously REC Kurukshetra). He is currently working as an Associate Professor in Department of Electronics & Communication Engineering, Model Institute of Engineering & Technology, Jammu University, Jammu with an interdisciplinary experience of 21 years in the domain of academics, research & industry. The main focus of his research is in the domain of

Quantum Computing with Reversible Logic Gates, Smart System Design. Published more than 50 papers in premier and reputed journals and presented papers in IEEE/SCOPUS/ESCI indexed conference. He is a life fellow member of IETE, Senior Member of IEEE in addition to MRSI, UACEE, IET (U.K.).